Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In source follower the Cgs is between non-inverting nodes, so capacitive current from the source through this capacitor is negligible, the Cgd is an overlap capacitance, which is also small. The driving resistance, RS has to be low, than the second pole will be at high frequency (≈1/(RS*Cgd)).
Usually the load capacitance is relevant at source follower, which adds a pole to the circuit by the output resistance of the circuit, which is 1/gm. So the dominant pole is ≈gm/CL.
The following is the transfer function derivation of source follower as well as dominant pole approximation. The approximated dominant pole is gm/(CL+Cgs)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.