Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Difference between .def and .ddc files

Status
Not open for further replies.
M

Muralidar_Reddy521

Newbie level 1
Joined
Jul 5, 2017
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
0
What is the differences between .ddc and .def files? In which stage they are created?
in Which stage of physical design we use these files?
 

see this: https://www.edaboard.com/threads/200386/

def is to be used with lef files, typically. it is supported by cadence tools more naturally, whereas synopsys prefers .dbs, .ddcs, etc.

you can use a def/ddc to store a snapshot of your current design. in theory, it could be used at any stage of physical synthesis.
 

ddc is ONLY DesignCompiler format. (can include scandef, netlist, sdc, multi-mode scenario etc...)
def is Design Exchange Format and includes Std cell and macro Cell geometry ONLY at least design compiler-Graphical. but,
def can includes PnR database also and used PnR stages widely.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top