+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Member level 4
    Points: 1,715, Level: 9
    Achievements:
    7 years registered

    Join Date
    Dec 2011
    Posts
    79
    Helped
    0 / 0
    Points
    1,715
    Level
    9

    Multiple VHDL source files simulation with Active-HDL

    I am using Active-HDL to write VHDL codes. I am able to write ans simulate one file codes but when it comes to multiple source files and components, the simulation doesn't work! It seems that there is a problem finding components in other source files. Please see the attached picture.


    As you can see in the left pane, the test bench is selected as the top level. Any idea for that? the code is pretty simple and should work!Click image for larger version. 

Name:	ac.jpg 
Views:	8 
Size:	475.7 KB 
ID:	137287

    •   AltAdvertisement

        
       

  2. #2
    Super Moderator
    Points: 258,547, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    45,138
    Helped
    13723 / 13723
    Points
    258,547
    Level
    100

    Re: Multiple VHDL source files simulation with Active-HDL

    All related sources have to be compiled to the library work.



    •   AltAdvertisement

        
       

  3. #3
    Member level 4
    Points: 1,715, Level: 9
    Achievements:
    7 years registered

    Join Date
    Dec 2011
    Posts
    79
    Helped
    0 / 0
    Points
    1,715
    Level
    9

    Re: Multiple VHDL source files simulation with Active-HDL

    Can you explain how? Because, I wrote the same code with ISE and it was fine. FYI, in Active-HDL I compile all files and actually it detects the file order.

    Code:
    acom -dbg -work fulladder3 -2002  $dsn/src/ha.vhd $dsn/src/fa.vhd $dsn/src/tb.vhd
    # Compile...
    # File: c:\My_Designs\fulladder3\fulladder3\src\ha.vhd
    # Compile Entity "ha"
    # Compile Architecture "x" of Entity "ha"
    # File: c:\My_Designs\fulladder3\fulladder3\src\fa.vhd
    # Compile Entity "fa"
    # Compile Architecture "y" of Entity "fa"
    # File: c:\My_Designs\fulladder3\fulladder3\src\tb.vhd
    # Compile Entity "tb"
    # Compile Architecture "z" of Entity "tb"
    # Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]



--[[ ]]--