Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

fault detection in combinational and sequential circuits

Status
Not open for further replies.

ecasha

Junior Member level 2
Joined
Feb 28, 2017
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
197
Can anyone tell me,how to determine the number of faults detected per test vector? How to write verilog code for that?Please suggest me
 

Have you studied about the various types of faults, their detection and model-simulation methods? Then again which types of faults you are talking about?
There are so many resources to be studies out there in the internet.

I found this one interesting: www.eng.auburn.edu/~agrawvd/COURSE/E7250_05/.../Raghuraman_ATPG.doc
To generate one test-vector that would detect the max. no. of faults in a combi ckt.
 
  • Like
Reactions: ecasha

    ecasha

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top