Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog A module for a digital filter (Analog Interface for verilog code)

Status
Not open for further replies.

ashrafsazid

Advanced Member level 4
Joined
Sep 17, 2016
Messages
104
Helped
1
Reputation
2
Reaction score
2
Trophy points
18
Location
Germany
Activity points
935
Hi,

I want to simulate a delta sigma modulator in Cadence spectre. I have a ctrl block in verilog-A and the main circuits in transistor level. I have also a digital filter of two cascased integrators which is defined in verilog module. Now I want to simulate this in spectre. but the problem is this digital filter works in logic levels (0,1) where the other parts in real analog voltage level. so is there any procedure in which i can change the digital level to analog levels?

thanks
 

Cadence Spectre can not accept Verilog-D.

You have to use NCSim with AMS option which is called as AMS Designer.

Or legacy VerMix(=spectreverilog) which is a cosimulation between Spectre and Verilog-XL might be available.
 

You might be able to modify a veriloga module to
hold the verilog guts. Probably have to add stuff
at the interfaces to get sane transition times,
delays, and pin-impedance-dependence for good
analog behavior.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top