Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I actually think most OS don't allow opening the same file multiple times. I've never seen anything like this done in VHDL or Verilog add I know for a fact that it doesn't work in Verilog (accidentally tried to open the same file twice because of a cut-n-paste error). Just try it out, but I don't think it will work.
That is likely because it keeps a local copy of the file in memory and only writes the file when it actually does a save, and not holding the file open all the time.
Your original question is something you could have found out much quicker if you'd have just set up a small example yourself.
Why not just open a file into an array then access the array in more than 1 place?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
