Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

FFT code question VHDL

Status
Not open for further replies.

rayhh27

Member level 1
Joined
Nov 22, 2016
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
361
Hi, I am looking around and I found this code from VHDLguru website. I see a type which is i am not familiar with which is record. Can anyone explain to me in a simple manner about what is record in this code mean?

The code is in this website. https://vhdlguru.blogspot.co.id/2011/06/non-synthesisable-vhdl-code-for-8-point.html
The author said that it is not synthesizeable, may I know what does it mean by not synthesizeable?
Does it mean that it is still simulateable? or it is just some algorithm to describe the design flow?


Code VHDL - [expand]
1
2
3
4
5
type complex is 
    record
        r : real;
        i : real;
    end record;



Second question, in this example he write sum.r, may I know what does this mean? Does it say that sum will be type r?
What I do not understand is that despite it said that it is complex in the record r and i both declared to be real?

Code VHDL - [expand]
1
2
3
4
begin 
    sum.r:=n1.r + n2.r;
    sum.i:=n1.i + n2.i;
return sum;



Thanks a lot. And yes I am a completely newbie who wants to learn so please be patient with me. Thank you.
 
Last edited by a moderator:

A VHDL record is kind of like a "structure" in C. It's a composite collection of other types.
 

VHDLguru isn't really a Guru of VHDL, that is just the name of the site. Records ARE synthesizable. I'm using them in the design I'm working on right now. They were also in a design I worked on in my previous job.

sum.r refers to the sum record (the signal name that was declared as the complex record type) with the .r denoting the r part of the record.
 

It's not synthesisable because it contains real types. Records are fine to use in synthesis, assuming they contain only synthesisable constructs.
 

It's not synthesisable because it contains real types. Records are fine to use in synthesis, assuming they contain only synthesisable constructs.

Oops, missed that. Didn't even notice there were real types in there.

:oops: should have noticed, since I added the syntax tags to their post (never looked at their post after editing).

- - - Updated - - -

Just took a look at the link in the OP first post and the first question on the blog is why it's not synthesizable and the reply by the VHDLguru blog owner was there are real types in the structure and they are not synthesizable.

OP this is why if you get code from a blog yous should read everything on that blog...including the comments section. Many times people will point out problems or explain issues with the code or the blogs advice.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top