Hi there,

I'm making an OTA layout in Cadence, ams 0.18um (cmhv7sf). The only DRC error I have is about I/O wirebond - it says that some transistors don't have body contact while there are n-well contacts. When there where contacts on the left and right side errors where the same.
Click image for larger version. 

Name:	I_O_wirebond.png 
Views:	6 
Size:	105.7 KB 
ID:	133931Click image for larger version. 

Name:	ota.png 
Views:	4 
Size:	36.9 KB 
ID:	133932

Any hints?