Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

RTL SAIF and GATE LEVEL SAIF file difference

Status
Not open for further replies.
R

reddvoid

Junior Member level 3
Joined
Apr 8, 2013
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,587
Hi,
Whats the difference between RTL SAIF file and gate level saif file.
I know they are generated from the RTL simulation and gateleven simulation respectively.
But Whatever the simulation be, when this switching activity is used in other tools say primetime px
for power analysis , doesnt the switching activity at pins propogate to the entire gatelevel.

and by seeing saif how to identify its generated from RTL simulation or gatelevel simulation ?



Thanks in advance :)
 

It is too costly to propagate inputs across all nodes, it would require a simulation effort combined with power estimation. Instead, you do the simulation first, annotate the transition probability on the nodes, and then perform an average power estimation.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top