+ Post New Thread
Results 1 to 7 of 7

9th November 2016, 09:46 #1
 Join Date
 Apr 2013
 Posts
 21
 Helped
 0 / 0
 Points
 1,166
 Level
 7
Average Power consumed by combinational logic in IC : after pnr ; ptpx
Hi,
Typical power consumed by a clock tree in the design is around 4045%
What is the typical or on an average power consumed by combinational logic cells in the design after pnr.
Thanks

Advertisment

9th November 2016, 15:21 #2
 Join Date
 Apr 2016
 Posts
 1,577
 Helped
 274 / 274
 Points
 7,463
 Level
 20
Re: Average Power consumed by combinational logic in IC : after pnr ; ptpx
sorry, this is too vague. and your premise is wrong. I have just finished a chip where the clock tree was 10%.

9th November 2016, 18:00 #3
 Join Date
 Apr 2013
 Posts
 21
 Helped
 0 / 0
 Points
 1,166
 Level
 7
Re: Average Power consumed by combinational logic in IC : after pnr ; ptpx
Hi, Thanks for the reply.
I am new to PnR please bear with me , Can you give number of standard cells and macro numbers in your design...What would be the % of power consumed by CT for the design with like 300,000 standard cells and around 100 macros. I saw in few designs the CT power was around 4045% and I assumed this is common trend cuz maximum switching activity ll be in clock tree compared to other parts.
Whats the main factor which decides power consumed by CT compared to total power ?
Thank you.

Advertisment

9th November 2016, 18:13 #4
 Join Date
 Mar 2008
 Location
 USA
 Posts
 6,181
 Helped
 1792 / 1792
 Points
 38,224
 Level
 47
Re: Average Power consumed by combinational logic in IC : after pnr ; ptpx
It's all about transition density, and gate by gate this is
widely variable.
Clock tree vs total, that's architectural. How much is
alwaysclocked registers / FFs, how much is gated
clock, how much is combo logic? Nobody's answer
will be the same as yours, unless their chip design
is the same as yours. Assessing the similarity of
basis, for any answer you get, is on you.

9th November 2016, 18:44 #5
 Join Date
 Apr 2013
 Posts
 21
 Helped
 0 / 0
 Points
 1,166
 Level
 7
Re: Average Power consumed by combinational logic in IC : after pnr ; ptpx
Okay, we can make a design which can consume wide range of CT power It depends on all these factors but typical IC blocks have on an average certain % of combinational cells and certain % of registers and hard macros, can't we assume in general in designes used in industry CT ll consume almost 50% of power , cuz I read same thing in multiple sources.
Example:
" clock network is responsible for more than half the power consumed on any chip " this is from the source http://semiengineering.com/thetroub...hclocktrees/
If not, I don't understand why here it is assumed that CT consumes morethan 50% of total power.
Thank you

Advertisment

9th November 2016, 19:03 #6
 Join Date
 Apr 2016
 Posts
 1,577
 Helped
 274 / 274
 Points
 7,463
 Level
 20
Re: Average Power consumed by combinational logic in IC : after pnr ; ptpx
Guys, please, have some level of critical thinking. Of course 50% is not always the case.
Clock trees can be the bottleneck of your design, or it can be a meaningless blip on the radar. We can talk about CTS and its goals (slew, delay, skew). If you have relaxed goals for these, then your clock tree is going to be very easy.

10th November 2016, 03:20 #7
 Join Date
 Oct 2015
 Posts
 247
 Helped
 36 / 36
 Points
 1,575
 Level
 9
+ Post New Thread
Please login