Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Disable updating DefValue of CDF Parameter from Verilog-A in Cadence IC6

Status
Not open for further replies.

pancho_hideboo

Advanced Member level 5
Joined
Oct 21, 2006
Messages
2,847
Helped
767
Reputation
1,536
Reaction score
733
Trophy points
1,393
Location
Real Homeless
Activity points
17,490
DefValue of CDF parameters are updated from "parameter statement" in Verilog-A everytime I save Verilog-A code in Cadence IC6.

However this operation is troublesome.
DefValue of CDF parameters were not affected at all in Cadence IC5.

Is there any method to disable this operation in Cadence IC6 ?
Code:
parameter real Tari = 6.25u from [6.25u:25u];
parameter real Delimiter = 12.5u from [0.95*12.5u:1.05*12.5u];
parameter real Tsymb_0 = Tari;
parameter real Tsymb_1 = 2*Tari from [1.5*Tari:2*Tari];
parameter real RTcal = 2.75*Tari from [2.5*Tari:3*Tari];
parameter real TRcal = 2*RTcal from [1.1*RTcal:3*RTcal];
parameter real Tpw = 0.5*Tari;
parameter real tt = 0.33*Tari from (0.0:0.33*Tari]; //transition time of output
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top