Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Slot Charateristics in CST for slotted waveguide array

Status
Not open for further replies.
M

malikawais7

Newbie level 1
Joined
Sep 1, 2016
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
Hello,

I am designing slotted waveguide Planar array in CST. For array design, i need design curves of slots characteristics.

A longitudinal slot is in resonant condition when its admittance become purely real. I have simulated a slot with different lengths in CST and i am unable to understand the graphs i get. Can anybody explain me these two graphs that at what simulation pass admittance is purely real having no imaginary part.


real.jpgimag.jpg
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top