Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

serial to parallel while maintaining a constant clock

Status
Not open for further replies.

player80

Full Member level 2
Joined
May 31, 2013
Messages
122
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,298
Activity points
2,418
Hi,

I'm trying to convert a serial to a parallel stream, the problem I have is maintaining the clock rate on the output.

The input is a clock, data, frame signal.


000 11111111 11111111 11111111 11111111 000 frame
111 01010101 01010101 01010101 01010101 111 clock
000 00000000 11111111 11111111 00000000 000 data


The output should be:

0101 CLK-OUT
0011 D0
0011 D1
0011 D2
0011 D3
1100 D4
1100 D5
1100 D6
1100 D7
1111 frame


at the beginning of the frame clk-out should not be a problem but how can I maintain a constant clock after the last 8 bits were shifted in? The input clock will stop once the frame has completed.
 

you need to have a system clock that is equal or faster than the IO clock. Or the input clock must be a gated version of a fixed rate clock and transitions must not be allowed to stop for long periods of time.

I don't know how you got the data bits, but I'll assume the input/output relationship makes sense and you can implement that part without issues. It is usually more helpful to have data listed as a,b,c,d,e,f ... as then it is clear if there is some permutation of bits.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top