Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Xilinx AXI_LITE_IPIF interface vivado issue

Status
Not open for further replies.
C

coshy

Member level 4
Joined
Mar 28, 2016
Messages
71
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,288
Activity points
1,784
Hi.

I'm trying to implement with IPIF. Now I'm following like
**broken link removed**

but problem is following
ipif_q1.jpg

AXI_LITE_IPIF_I does not resolved in this jojo_ip.

I want to know how to resolve AXI_LITE_IPIF_I to the jojo_ip?

I've attached my project file.

Does anyone know how to resolve this problem?
 

Attachments

  • jojo_ip_v1_0_project.xpr.zip
    73 KB · Views: 81

Looks like a custom IP that was put in the library myprocessoriplib. You'll have to find the source and use the IP creation tools to put in a user library. Check ug1119 for a tutorial on creating custom IP.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top