nidhints
Newbie level 1
How can we readback the configuration memory of a Xilinx FPGA ( Spartan 6) for Single Event Upset Detection and mitigation, which mode of operation would be better? and how the interfacing will be??
Last edited by a moderator: