Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Design Of ESD For Transmitter Driver

Status
Not open for further replies.

Analog_Domain

Newbie level 6
Joined
Jun 28, 2016
Messages
12
Helped
2
Reputation
4
Reaction score
3
Trophy points
3
Activity points
78
Hi
Im doing LVDS driver circuit for transmitter, now im asked to implement any type of ESD cirucuits at the end of driver. Any of you can explain how can it be designed. Any test bench for verifying ?.

Thanks
 

If you don't have any unusual requirements like cold-sparing
(i.e. output does not leak back when VDD=0) then the usual
CMOS digital ESD schemes could be applied. If you need
"power off high impedance" on the outputs then probably
need to use a GGNMOS clamp per output (possibly with a
back diode).

Verifying ESD performance can be a problem because the
device operates in two modes which interest modeling
engineers not at all; "off" and "snapback". I've run into
nothing but apathy there and always had to fit my own
models (I tend to just overlay a properly parameterized
diode model, kill the forward and fit the reverse params).
But you need TLP data to get at the post-snapback
resistance.
 

Thanks for the ideas, Any additional info for verifying the ESD? Are we need to implement for both modes seperate test bench and check?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top