+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Newbie level 6
    Points: 81, Level: 1

    Join Date
    Jun 2016
    Posts
    12
    Helped
    2 / 2
    Points
    81
    Level
    1

    Design Of ESD For Transmitter Driver

    Hi
    Im doing LVDS driver circuit for transmitter, now im asked to implement any type of ESD cirucuits at the end of driver. Any of you can explain how can it be designed. Any test bench for verifying ?.

    Thanks

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 5
    Points: 40,059, Level: 48

    Join Date
    Mar 2008
    Location
    USA
    Posts
    6,467
    Helped
    1894 / 1894
    Points
    40,059
    Level
    48

    Re: Design Of ESD For Transmitter Driver

    If you don't have any unusual requirements like cold-sparing
    (i.e. output does not leak back when VDD=0) then the usual
    CMOS digital ESD schemes could be applied. If you need
    "power off high impedance" on the outputs then probably
    need to use a GGNMOS clamp per output (possibly with a
    back diode).

    Verifying ESD performance can be a problem because the
    device operates in two modes which interest modeling
    engineers not at all; "off" and "snapback". I've run into
    nothing but apathy there and always had to fit my own
    models (I tend to just overlay a properly parameterized
    diode model, kill the forward and fit the reverse params).
    But you need TLP data to get at the post-snapback
    resistance.



    •   AltAdvertisement

        
       

  3. #3
    Newbie level 6
    Points: 81, Level: 1

    Join Date
    Jun 2016
    Posts
    12
    Helped
    2 / 2
    Points
    81
    Level
    1

    Re: Design Of ESD For Transmitter Driver

    Thanks for the ideas, Any additional info for verifying the ESD? Are we need to implement for both modes seperate test bench and check?



--[[ ]]--