Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Virtuoso DRC run error!

Status
Not open for further replies.

Ahmad_90

Newbie level 3
Joined
Mar 5, 2015
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
39
Cadence Digital layout with gpdk 45nm

Hi drears;

I'm a beginner in cadence virtuoso! and i want to create my layout project in virtuoso! i have one question:

1. can i used gpdk 45nm library for digital layout design (for VLSI) (not analog or RF)???

tnx,
 

Hi everybody

i create my first layout in cadence virtuoso with gpdk 45nm library but i cant run DRC!

1. in "Runset file window" what is the "Runset file path"?!

2. for "DRC Rules File", i set "assuraDRC.rul" and set gpdk045 directory for "DRC Run Directory"! but i have this error:

***complication error
Error while compiling rules file ...directory.../gpdk045/assura/assuraDRC.rul:
Error INP7 on line 7 of ...directory.../gpdk045/assura/assuraDRC.rul - incomplete keyword specification: drc.
***
???:-:)

tnx you...
 

I guess I'd begin with, is Assura the selected DRC engine?
If {whatever} doesn't like the DRC deck that's purportedly
for Assura, you have to wonder who you're talking to.

And then I'd be looking to gpdk message boards for any
stuff about DRC setup particulars for the 45nm kit.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top