Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Need help in implementing verilog code for minmax block of matlab

Status
Not open for further replies.

sarathisme

Newbie level 4
Joined
Jul 8, 2016
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
44
SVPWM CONTROL SIGNAL.JPG

Hi ,
I am doing a project on SVPWM for three level inverter using FPGA. 90 percentage of the program has been coded and now I am facing a problem with generating the control signals using MINMAX block of MATLAB. Can you help me to code the block in Verilog?
The input to the block is three phase sine wave .
Hope you have understood.
Please help me ...
The screen shot of the complete block is attached . Please someone help me to implement it in VERILOG
 

What part of implementing this in Verilog is the problem (be very specific, if you expect any help)?

FYI, edaboard members are not FREE consultants, so don't expect someone to write code for you.

If the problem is you don't know Verilog...
a) learn Verilog
b) hire someone that knows Verilog to code this for you (there is a jobs section if you decide to do that).
c) have a friend that "owes you one" that either knows Verilog, can do a, or has money to give you for b.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top