Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] NMOS Discharging a Capacitor

Status
Not open for further replies.

batibot323

Newbie level 3
Joined
Jun 30, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
33
Please take a look at this test schematic:


I'm doing DC Analysis on the transistor to the left and transient analysis on the transistor to the right. I have fixed Vg to 1V and varies Vdd from 0 to 1V for DC analysis and used a 1pF capacitor with an initial condition of 1V. Why is it that according to DC analysis, when my VDD is @ 500mV, my Ids should be 100uA but the transient analysis says otherwise? When my Vcap is at 500mV, my Ids is at 50uA. Can someone explain this to me please?

 

Hi.. Ur graph shows current value is approx equal to 100uA in case of transient... Instead of horizontal marker place vertical marker. It will say the exact current at that instant.


Thanks
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top