+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Full Member level 3
    Points: 1,507, Level: 8

    Join Date
    Dec 2014
    Posts
    167
    Helped
    3 / 3
    Points
    1,507
    Level
    8

    Calculating dynamic power in synthesis?

    The ASIC synthesis tools like Cadence RTL Compiler will report static and dynamic power consumed in your design in the power reports. How does the tool calculate the dynamic power even without the switching information??

    •   AltAdvertisment

        
       

  2. #2
    Super Moderator
    Points: 28,512, Level: 41
    andre_teprom's Avatar
    Join Date
    Nov 2006
    Location
    Brazil
    Posts
    8,476
    Helped
    1078 / 1078
    Points
    28,512
    Level
    41
    Blog Entries
    6

    Re: Calculating dynamic power in synthesis?

    The power consumption due to switching losses occurs maximized somewhere between steady logic levels, because neither the current nor the voltage will be null. How could the tool calculate it without any stimulus along time ?
    --------------------------------------------------------------------------------------------------
    Part of the world that you live in, You are the part that you're giving ( Renaissance )



    •   AltAdvertisment

        
       

  3. #3
    Super Moderator
    Points: 29,908, Level: 42
    ads-ee's Avatar
    Join Date
    Sep 2013
    Location
    USA
    Posts
    6,893
    Helped
    1640 / 1640
    Points
    29,908
    Level
    42

    Re: Calculating dynamic power in synthesis?

    It's most likely an estimate based on the SDC constraints for the clock and a 12.5% toggle rate of all FFs that use that clock. It's therefore likely to be very inaccurate, probably in excess of +/-30% off.

    FPGA dynamic power analysis tools for both Altera and Xilinx do exactly this type of calculation and report that the results have very low accuracy.


    1 members found this post helpful.

--[[ ]]--