Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DC offset cancellation circuit for high speed application circuits

Status
Not open for further replies.
S

sudeep_

Member level 1
Joined
Jul 31, 2013
Messages
40
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
261
Hi,

Can anyone suggest me DC offset cancellation circuit for high frequency application (50 MHz) circuits.
I used the continuous time feedback model circuit include LPF+OTA, but it degrades the opamp gain and linearity at common mode output votlage range.
I am not sure the sampling clock based DCOC will work for high speed applications or not?

Thanks,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top