Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

test set-up for Chip taped out for ECG front end

Status
Not open for further replies.

pankaj jha

Full Member level 3
Joined
Apr 16, 2010
Messages
170
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Location
jaipur
Activity points
2,457
I have taped out a chip for low power ECG acquisition. I have to plan to test the chip when it comes back.
Regarding the same, I would like to have some information about the test set-up used for the testing if the chip.

What are the instruments used for the testing -company and instrument number, specs
Whether the input ECG is a real time or a stored/recorded one?
Whether a of real patch was used while testing, or an electrical model of the same was used??
What kind of modeling for the patch ?
What safety measures/circuits were used to isolate the acquisition system and human body?

I would be very kind of you if anyone can provide me the above details. A block diagram or a paper which mentions these details would be great.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top