Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Flyback Converter Design

Status
Not open for further replies.

Bjtpower

Full Member level 5
Joined
Dec 24, 2015
Messages
297
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
3,893
Dear All

Pls Guide me for the Flyback Design Process.

input voltage Range:360-480 Vdc

Output Voltage: 62V/6AMP

Fsw:20khz

Kindly guide me for the design Process.
 

Flybacks are generally used for delivering Power < 150 W. Using a Half Bridge/Push-Pull Converter would be a better option for your rated power.
 

In Fly back topology, the peak primary current is 5.5times the input current, It is difficult to get high voltage and high current switching device. So above 150W is not recommending for Fly back topology.
I_pk_pri = 5.5(62Vx6A)/360V = 7A max so you can get high voltage switching device with this current. Hence you can use this topology
 

whatever the input current looks like for a full bridge, you can make a flyback whose input current will look the same….ie a train of trapezoids of a certain shape profile.

But yes, flybacks are disfavoured mainly because of the energy dissipation in the RCD clamp which is related to leakage L, but more than that energy is dissipated in the RCD, and also turn off switching losses are bad, because the vds is shooting up to vin + vrefrerred + v(leakage spike).
Also, all the output current goes through the flyback diode.
And in flyback, the primary fets see more than vin in the off state....but we don't always hold that against the flyback because that is also the case for the pushpull and the one transistor forward converter with reset winding, as well as the active clamp forward converter

- - - Updated - - -

The real badboy about the flyback, is that at fet turn off, the current flow in the leakage L keeps ‘ramming’ its current through the primary, and indeed into the RCD clamp, the problem is that you end up with some of your power current then getting dissipated in the RCD clamp….because the secondary diode doesn’t switch on quickly enough to suddenly start shipping power current at the exact point of turn off of the primary fet….why is the turn on of the secondary diode delayed?……mainly because of the leakage L in the txfmr.

So in the flyback your Leakage L is a gangster that forces some of your precious power current into the RCD clamp, where it gets dissipated.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top