Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

multiple clock domains and synthesis of rtl

Status
Not open for further replies.

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
While doing synthesis if there are multiple clock domains we can either use set_clock_group or set false paths for all the paths among the multiple clock domains. What the advantages and disadvantages between these two ways of either using set_clock_group or setting false paths among clock domains.
 

set_clock_groups doesn't necessarily false paths between different clock domains. You have to provide switch "-asynchronous" to false path with other domain. I find set_clock_groups -asynchronous easier to specify than setting false path as you have to specify false path between different pair of clock domains if you have more than 2 domains whereas in set_clock_groups it automatically false path between all other domains
 

Can you please specify the complete command. Is it as below for a clock named clk1

set_clock_groups -asynchronous clk1
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top