+ Post New Thread
Results 1 to 9 of 9
-
25th November 2015, 13:18 #1Advanced Member level 3
- Join Date
- Oct 2011
- Posts
- 772
- Helped
- 5 / 5
- Points
- 3,827
- Level
- 14
Multi cycle path of N clock cycles
How to specify the setup and hold for a multi cycle path of clock cycles N. Can anybody specify the correct syntax completely for both setup and hold?
-
25th November 2015, 14:03 #2Advanced Member level 2
- Join Date
- Apr 2011
- Location
- India
- Posts
- 552
- Helped
- 126 / 126
- Points
- 3,454
- Level
- 13
Re: Multi cycle path of N clock cycles
Check the command guide of the tool you are using....
-
Advertisment
-
26th November 2015, 08:29 #3Advanced Member level 3
- Join Date
- Oct 2011
- Posts
- 772
- Helped
- 5 / 5
- Points
- 3,827
- Level
- 14
Re: Multi cycle path of N clock cycles
I do not have the guide. It is not dependent on tool. Please provide the exact syntax.
Originally Posted by sharath666
-
Advertisment
-
26th November 2015, 08:36 #4Advanced Member level 2
- Join Date
- Apr 2011
- Location
- India
- Posts
- 552
- Helped
- 126 / 126
- Points
- 3,454
- Level
- 13
Re: Multi cycle path of N clock cycles
I suppose you are using some tool like Dc compiler and you want to specify a multicycle path constraint for a design...right ???
-
Advertisment
-
26th November 2015, 08:49 #5Advanced Member level 3
- Join Date
- Oct 2011
- Posts
- 772
- Helped
- 5 / 5
- Points
- 3,827
- Level
- 14
Re: Multi cycle path of N clock cycles
Yes Synopsys design compiler. I do not have any access now to any manual. There is no way.
-
26th November 2015, 08:57 #6Advanced Member level 2
- Join Date
- Apr 2011
- Location
- India
- Posts
- 552
- Helped
- 126 / 126
- Points
- 3,454
- Level
- 13
Re: Multi cycle path of N clock cycles
Type "set_multicycle_path --help" at the command prompt. It will display the command syntax for you. If I remember right, there are options like -setup and -hold to specify the setup and hold options..
-
26th November 2015, 09:46 #7Full Member level 3
- Join Date
- Dec 2014
- Posts
- 167
- Helped
- 3 / 3
- Points
- 1,507
- Level
- 8
Re: Multi cycle path of N clock cycles
This link may help you.
http://vlsi.pro/multi-cycle-paths/
1 members found this post helpful.
-
Advertisment
-
26th November 2015, 10:13 #8Advanced Member level 3
- Join Date
- Oct 2011
- Posts
- 772
- Helped
- 5 / 5
- Points
- 3,827
- Level
- 14
Re: Multi cycle path of N clock cycles
The question is where the setup and where the hold check should happen and how the set_multicycle_path will appear with that . Please provide that information. Originally Posted by sharath666
-
30th November 2015, 01:01 #9Full Member level 5
- Join Date
- Oct 2015
- Posts
- 247
- Helped
- 36 / 36
- Points
- 1,575
- Level
- 9
Re: Multi cycle path of N clock cycles
For me, set_multicycle_path is used with below condition:
- Timing violation on a path.
- Functional verification prove that, there is more than 1 cycle for capture FF to use the signal propagated from launch FF, on that path.
Hence, you need to ask Logic designer to provide set_multicycle_path.
If you dont have it, just start doing without set_multicycle_path, then collect the violated paths and review them. Pass them to designers for their comment on multicycle possibility.
Hope this helps.
+ Post New Thread
Please login
