Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Small Delay Defect Testing

Status
Not open for further replies.

shikharmakkar

Junior Member level 1
Joined
Apr 11, 2013
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,427
with reference to the thread https://www.edaboard.com/threads/119311/ and the response posted by vlsi_eda_guy, can you please explain how SDD is tested sand how the patterns are generated? I couldn't understand why the patterns will pass and will that defect not be detected during functional simulation?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top