shikharmakkar
Junior Member level 1
with reference to the thread https://www.edaboard.com/threads/119311/ and the response posted by vlsi_eda_guy, can you please explain how SDD is tested sand how the patterns are generated? I couldn't understand why the patterns will pass and will that defect not be detected during functional simulation?