Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Verilog-a tunnel fet simulation

Status
Not open for further replies.
G

gold

Junior Member level 3
Joined
Oct 16, 2013
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
192
hai,

I'm trying to do Sdevice simulation of InAs Tunnel FET given by Penn State Univesity. im getting Id value in microamperes.

Have anyone tried with InAs TFET simulation? If you are getting same result as they gave in lookup table, pls help me also.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top