Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

placement of radiation boundary for a chip enclosure

Status
Not open for further replies.
W

wr233608

Newbie level 1
Joined
Oct 12, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
11
I have a simulation model in HFSS that consists of a printed dipole antenna on a substrate but enclosed with a cover ( ceramic material). Such a model is to emulate an antenna inside of a chip.

I am not sure whether to place the radiation boundary at the outer faces of the cover or create an air box surrounding the model and place the radiation boundary on the faces of that air box.

I would really appreciate your input and feedback.

Attached is a a cross section of the model.

Thanks!
 

Attachments

  • simulation_model.jpg
    simulation_model.jpg
    38.3 KB · Views: 55

Hi wr233608,

You generally want the radiation boundary at least 1/4 wavelength away from the nearest radiating edge, which could include the ceramic in this case. So you want an air layer around the outside of the cover for best results.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top