Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

question about area after synthesis

Status
Not open for further replies.
M

moon91

Newbie
Joined
Oct 3, 2015
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
19
What should I do if I find out the area after synthesis is larger than I expected?
(this is a question that I encountered during an interview, can any one help me find the answer? Thank you )
 

I don't know the answer, but i would check:

1) the correctness of the RTL description
2) How the datapath blocks have been implemented
3) If I have imposed the correct timing constraints (obviously area is strongly dependent on the timing constraints that you impose).
 

From my very limited knowledge on synthesis, I can say this.
You can add some area constraints like set_max_area during synthesis. There is a trade of between area, delay and power and to reduce area, you have to compromise on the others. Another method could be changing the effort level to low so that delay will be increased, but area and power could be reduced. I don't know if there are other better methods.
 

Hi, thank you for your help. I was wondering that could you give me some examples about the timing constraints you talked about in point 3?
 

Dar89 said:
I don't know the answer, but i would check:

1) the correctness of the RTL description
2) How the datapath blocks have been implemented
3) If I have imposed the correct timing constraints (obviously area is strongly dependent on the timing constraints that you impose).
Click to expand...

Hi, thank you for your help. I was wondering that could you give me some examples about the timing constraints you talked about in point 3?
 

I am not sure if the question is valid one at all. the idea of synthesis is not get an area but convert the RTL into gates. The idea is to get a reasonable gate count or rather gate types(like the kind of flops you are using multi-bit or single bit). This is important because of the tools like P&R or timing will upsize/downsize the gates as needed. They don't do much of gate level optimization.

Area will be impacted more by P&R. But if your area is large then either your estimation is wrong or your constraints are wrong. Constraints will be clock frequency, choice of stdcell libraries, Vt of the devices used, aspect ratio of the estimated block area....
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top