Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Have Question on verilog

Status
Not open for further replies.
V

vcnvcc

Full Member level 2
Joined
Jul 21, 2006
Messages
132
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
2,210
Can you help me understanding this

Code: 
my_ByteSel = {8’d3, 8’d3}

WIDTH = 8
my_pointer (value) 	 `WIDTH * (value) +: `WIDTH

Wire [10:0] my_counter;


this is what I would like to understand -->

my_counter(my_ByteSel[`my_pointer(i)])
assume that value will take  0 and 1 – only two values.

Thanks..
 

vcnvcc said:
Code: 
my_ByteSel = {8’d3, 8’d3}

WIDTH = 8
my_pointer (value) 	 `WIDTH * (value) +: `WIDTH

Wire [10:0] my_counter;


this is what I would like to understand -->

my_counter(my_ByteSel[`my_pointer(i)])
assume that value will take  0 and 1 – only two values.

Thanks..
Click to expand...
Where did you get this code snippet from, the code isn't even legal Verilog? Is this something you wrote that you are trying to make work?

The way this is written makes me think that the approach used is based on software concepts and isn't being written with an understanding of hardware.
 

Hi,
Post your specification or the problem clearly. the code seems to be your idea not the synthesizeable one.
 

hey where did u got this ,cant understand the question well
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top