Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Different of simulation in VCS command line and GUI mode?

Status
Not open for further replies.
Y

yuhiub90

Member level 2
Joined
Aug 2, 2012
Messages
52
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Hanoi, Vietnam, Vietnam
Activity points
1,618
guys, I have a problem when simulating my design in Synopsys VCS. The simulation went wrong with all register contains X when I simulate my design in command line mode. But it run normally in GUI mode (i.e, invoke vcs compile with -R -gui options).

So what's the different between 2 mode simulation (any implicit options in GUI mode)?

Here's my current vcs options in command line:
Code: 
vcs +v2k +evalorder -R -sverilog -Mupdate

Thanks,
Huy Bui
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top