Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I read verilog-ams LRM. I do not find 'assert argument' in the book on the following passage:
Using the assert argument, the output of the integration operator can be reset to a given value at any time.
This feature is demonstrated in the following model, which uses the idt() operator to generate a periodic
ramp waveform:
module ramp_generator(out);
output out;
voltage out;
integer reset;
analog begin
reset = 0;
@(timer(1, 1))
reset = 1;
V(out) <+ idt(1.0, 0, reset);
end
endmodule
I could be wrong but argument seems like the input to a operator/function/task type thing.. Using the assert argument, the output of the integration operator can be reset to a given value at any time.
This feature is demonstrated in the following model, which uses the idt() operator to generate a periodic
ramp waveform:
Code:
V(out) <+ idt(1.0, 0, reset);
Hmm, the idt() operator (integration?) has a resetargument
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
