Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to plot iip3 vs gate biasing dc voltage for DS method in cadence

Status
Not open for further replies.
J

jignesh_prajapati

Junior Member level 3
Joined
Nov 22, 2014
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
168
hi friends
i m designing mixer for that i m using DS method to improve iip3 point. in this method i need to see the change in iip3 with dc gate voltage of mosfet. i m using cadence vertuoso and analysis i m doing for iip3 are qpss and qpac
please reply
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top