Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
To avoid source and drain mismatch.. this technique is called self aligned gate..
By fabricating Gate first.. when you do diffusion the source and drain regions are aligned with respect to drain/source of that MOS.
Please Refer CMOS circuit design layout and simulation by Jacob Baker page No 86.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
