Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

HSPICE Transient Iterations

Status
Not open for further replies.
M

Mohammad B. Fawaz

Newbie level 1
Joined
Jan 26, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Hello all,

I have a large RC network that I am simulating in HSPICE (on Linux). The voltage sources are all DC and the current sources are random PWL signals. I am trying to figure out the number of system solves that HSPICE is performing to finish the simulation. In the output generated on the terminal, there are two entires: "tot. iter" and "conv. iter". I am guessing these are the entries that I should be looking at. Does anybody know the difference between these two numbers? which one should I be reporting?

Thank you

Mohammad
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top