Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Synthesis of a Verilog code

Status
Not open for further replies.
R

Roshni Chatterjee

Newbie level 1
Joined
Feb 15, 2005
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
I have Windows XP in the partition D and Windows 2000 in the partition C. I have installed Xilinx ISE in partition D. The project is in partition E. Can I sysnthesize the verilog code in partition C . If yes , then what do I have to do ?
 

it does not matter where ur code is lying.u just need to get a synthesis tool like synplify or since ur using xilinx ise u can just give the verilog file as an input to the xilinx synthesis tech(xst).since thru windows other windows partitions are accessible u can do it without any problem.if u do not know how to synthesize using xilinx ise just make a google search for xilinx ise tutorials.
 

with xilinx ise pack u can not syntheize.u nedd to have a synthesis tool from synopsys or from synplypro .which are costly to buy.
 

yes, you can do that.
but you would create a project (working directory) with xilinx. it's better to different with source directory.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top