sherif123
Member level 3
I want the internal operation of the FPGA to run on 150 MHz. I can find clock oscillators that run at this rate. Is this approach good for the FPGA or should I just use a low frequency oscillator like 10 MHz and then use the internal PLL of the FPGA to generate the 150 MHz clock?
Thanks
Thanks