+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Advanced Member level 5
    Points: 24,271, Level: 37
    barry's Avatar
    Join Date
    Mar 2005
    Location
    California, USA
    Posts
    4,656
    Helped
    1032 / 1032
    Points
    24,271
    Level
    37

    Xilinx Kintex STARTUPE2

    Anyone have any experience using this primitive? I've instantiated it, and the FPGA apparently doesn't get configured using Vivado Hardware Manager. (I get a message saying DONE didn't go high). Here's my instantiation, what's wrong?
    Code:
    startupe2_inst: STARTUPE2
    generic map (
        PROG_USR => "FALSE", --not secure bitstream
        SIM_CCLK_FREQ=> 0.0  --simulation clock
        ) 	
    port map(
        
        CFGCLK => open, -- 1-bit output: Configuration main clock output
        CFGMCLK => open, -- 1-bit output: Configuration internal oscillator clock output
        EOS => open, -- 1-bit output: Active high output signal indicating the End Of Startup.
        PREQ => open, -- 1-bit output: PROGRAM request to fabric output
        CLK => '0', -- 1-bit input: User start-up clock input
        GSR => '0', -- 1-bit input: Global Set/Reset input (GSR cannot be used for the port name)
        GTS => '0', -- 1-bit input: Global 3-state input (GTS cannot be used for the port name)
        KEYCLEARB => '0', -- 1-bit input: Clear AES Decrypter Key input from Battery-Backed RAM (BBRAM)
        PACK => '0', -- 1-bit input: PROGRAM acknowledge input
        USRCCLKO => SPI_CLK_s, -- 1-bit input: User CCLK input
        USRCCLKTS => '0', -- 1-bit input: User CCLK 3-state enable input
        USRDONEO => '1', -- 1-bit input: User DONE pin output control
        USRDONETS => '0' -- 1-bit input: User DONE 3-state enable output
      );

    •   AltAdvertisement

        
       

  2. #2
    Super Moderator
    Points: 31,602, Level: 43
    ads-ee's Avatar
    Join Date
    Sep 2013
    Location
    USA
    Posts
    7,310
    Helped
    1719 / 1719
    Points
    31,602
    Level
    43

    Re: Xilinx Kintex STARTUPE2

    Barry,

    Given that you are using SPI_CLK_s to drive USRCCLK0 I suspect you are trying to access the configuration flash after configuration:
    You could look at how they use the STARTUPE2 primitive in the following: http://ohm.bu.edu/~dean/Xilinx/KCPSM...nce_design.pdf

    Looking at page 6 they have the USRDONETS => '1'



    •   AltAdvertisement

        
       

  3. #3
    Advanced Member level 5
    Points: 24,271, Level: 37
    barry's Avatar
    Join Date
    Mar 2005
    Location
    California, USA
    Posts
    4,656
    Helped
    1032 / 1032
    Points
    24,271
    Level
    37

    Re: Xilinx Kintex STARTUPE2

    Quote Originally Posted by ads-ee View Post
    Barry,

    Given that you are using SPI_CLK_s to drive USRCCLK0 I suspect you are trying to access the configuration flash after configuration:
    You could look at how they use the STARTUPE2 primitive in the following: http://ohm.bu.edu/~dean/Xilinx/KCPSM...nce_design.pdf

    Looking at page 6 they have the USRDONETS => '1'
    Already tried that. Must be something else.



--[[ ]]--