Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

About PLL input/output clock I/O

Status
Not open for further replies.
A

Analog_starter

Advanced Member level 4
Joined
Nov 15, 2004
Messages
113
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
1,111
Hi all,

I will tape out a pll, and choose the I/O for it now.
input clock: 2M~50M
output clock: 100M~500M
What is the difference between analog pad and digital pad? Which one should be used if there is no special i/o such as ECL, LVDS,etc.?
Will the digital i/o pad introduce much noise into clock signal so that the jitter performance will become worse?

Thanks & Best Regards
Analog_starter
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top