Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Can we use the sine wave generated by IP cores for PWM generation in Verilog?

Status
Not open for further replies.
K

keerthna

Member level 1
Joined
Sep 16, 2014
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
251
I want to use PWM using sine triangle generation. If I generate sine waves using Ip cores can that sine wave be instantiated in another module which generates the triangle waves? I mean without writing a test bench can we connect these signals in Verilog?
 

I have one verilog module which generates the sine wave using the ip cores from xilinx. I now create another verilog module which generates a triangle wave and uses the sine wave generated previously for the pwm generation. Is this possible without creating a test bench? Also can the modulation index of the sine wave be changed on the fly using ipcores?
 

I suppose you can. I don't know what your concept of testbench is. Testbench is kind of a wrapper around the RTL DUT. It is basically used for testing the DUT. The tasks it usually does are provide the clock,reset to the DUT, initialize the DUT, provide the triggers to the DUT and sample the outputs.
I don't know how is a testbench related to your question.
If the modulation index is register programmable, it should be possible to change it on the fly.
 

I MEANT THAT THE TEST BENCH CAN ONLY BE SIMULATED. HOW CAN I SYNTHESIZE IT? i mean i want to synthesize the code using spartan6 fpga. so if i write a test bench, how can i synthesize?
 

Oh. Looks a like a follow up question to something you asked days back. So this was ur question !!
Synthesize it just as you are synthesizing your rtl. The top file here will be your testbench file.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top