Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Spartan 6 TQG144 package DDR/DDR2 interfacing

Status
Not open for further replies.
G

GhostInABox

Junior Member level 2
Joined
Sep 3, 2009
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,543
I am wondering if there is any restrictions on the FPGA package if we are supposed to design a FPGA + DDR based system. Most of the designs I have seen use FPGA BGA packages when interfacing with DDR/DDR2 chips. Is there any specific constraint that says that We should not design using a FPGA TQG144( Spartan 6 ) package + DDR ?
 

GhostInABox said:
I am wondering if there is any restrictions on the FPGA package if we are supposed to design a FPGA + DDR based system. Most of the designs I have seen use FPGA BGA packages when interfacing with DDR/DDR2 chips. Is there any specific constraint that says that We should not design using a FPGA TQG144( Spartan 6 ) package + DDR ?
Click to expand...
See UG388, Device Family Support section. The spartan-6's in TQG144 package do not contain any MCB (Memory Controller Block). Seems a reasonably specific constraint to me. ;-)
 

Hi Ghost,

If you can design a memory controller then there is no constraint.. but it is not recommended if there are some time constraints associated. :)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top