Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

regarding time-scale in verilog

Status
Not open for further replies.
A

anusha vasanta

Member level 1
Joined
Sep 23, 2014
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
251
Hi all,
can u explain me how the 'timescale 1ps/1ps will be evaluated.
thanx in advance
 

This you can find easily on the net..Please use google first before posting here..
 

Hi,

The 'timescale time_unit base / precision base

eg.
'timescale 1ps/1ps means thedelays are in 1 ps unit and the precision is 1 ps..

There is no default timescale in Verilog; delays are simply relative numbers, until a timescale directive declares the units and base the numbers represent.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top