+ Post New Thread
Results 1 to 6 of 6
  1. #1
    Advanced Member level 3
    Points: 5,050, Level: 16
    ivlsi's Avatar
    Join Date
    Feb 2012
    Posts
    872
    Helped
    17 / 17
    Points
    5,050
    Level
    16

    Power Analysis Tools

    Hi All,

    What are the most popular tools for Power Analysis? How can they help to reduce power consumption (static+dynamic)?

    Thank you!

    •   AltAdvertisment

        
       

  2. #2
    Full Member level 2
    Points: 1,959, Level: 10

    Join Date
    Apr 2012
    Location
    US
    Posts
    131
    Helped
    38 / 38
    Points
    1,959
    Level
    10



    •   AltAdvertisment

        
       

  3. #3
    Advanced Member level 2
    Points: 3,454, Level: 13

    Join Date
    Apr 2011
    Location
    India
    Posts
    552
    Helped
    126 / 126
    Points
    3,454
    Level
    13

    Re: Power Analysis Tools

    I am not sure how useful primetime is...



    •   AltAdvertisment

        
       

  4. #4
    Advanced Member level 3
    Points: 5,050, Level: 16
    ivlsi's Avatar
    Join Date
    Feb 2012
    Posts
    872
    Helped
    17 / 17
    Points
    5,050
    Level
    16

    Re: Power Analysis Tools

    As for me, it's hard to understand how Power Analysis might be done without functional vectors... How should the tool understand the design behavioral? As for Gate Level Power Analysis, functional vectors are also required. Correct?

    - - - Updated - - -

    Besides the automatic gated clock insertions, what another low power techniques might be implemented in RTL?



  5. #5
    Advanced Member level 1
    Points: 5,383, Level: 17

    Join Date
    May 2005
    Posts
    452
    Helped
    103 / 103
    Points
    5,383
    Level
    17

    Re: Power Analysis Tools

    Quote Originally Posted by sharath666 View Post
    I am not sure how useful primetime is...
    There's PrimeTime PX, which has power analysis.

    Design Compiler and RTL Compiler are commonly used for post-synthesis power analysis.

    - - - Updated - - -

    Quote Originally Posted by ivlsi View Post
    As for me, it's hard to understand how Power Analysis might be done without functional vectors...
    You need functional vectors for sensible analysis. i.e. with most tools you will need to generate and read in a VCD file.
    Quote Originally Posted by ivlsi View Post
    Besides the automatic gated clock insertions, what another low power techniques might be implemented in RTL?
    Operand gating (where you add logic at the start of a logic cone to prevent toggling in unused circuits).
    Adding clock gating manually, which can gate the clock more efficiently than automatic clock gating.


    1 members found this post helpful.

    •   AltAdvertisment

        
       

  6. #6
    Full Member level 5
    Points: 2,415, Level: 11

    Join Date
    Mar 2013
    Location
    San Diego
    Posts
    255
    Helped
    88 / 88
    Points
    2,415
    Level
    11

    Re: Power Analysis Tools

    The question depends on what are you trying to get out of power analysis
    a) Chip power reduction: If you come up with a new circuit( clock gater or clock buffer). You can estimate the power reduction from one design to another using Prime Power. Prime Power is an analysis tool, it is highly depended on the power modeling inside the .libs that you use. most of the timing you will find power is not very cleanly modeled in the .libs.
    b) IR/EM drop: Here the RTL is activated using worst case vector( scan mode and scan_in=0101010...stream so maximum toggling). Using the VCD file, the entire design is activate using Redhawk cell models and current is calculated drawn from the VDD. This is worst case analysis to find out hot spots in the design.
    c) XA(synopsys tool) : This is used for doing spice level power analysis on individual blocks to avoid IR drop.

    Most of the timing tools ( Tempus from Cadence) are capable of doing power recovery keeping timing in mind. But usually it is after the timing is done. The synthesis tool has the goal to reduce the area of the chip which in effect reduces the dynamic power. Less area->less cap -> less dynamic power.



--[[ ]]--