+ Post New Thread
Results 1 to 5 of 5
  1. #1
    Junior Member level 2
    Points: 1,210, Level: 7

    Join Date
    Dec 2012
    Posts
    23
    Helped
    0 / 0
    Points
    1,210
    Level
    7

    On DNL/INL with reduced bits

    Hi, guys
    If I only use the MSB K bits of a nominal N bits ADC (N>K), what's the relationship between the MSB K bits DNL/INL and N bits DNL/INL.

    To give the question more apprehensible, assume the max DNLs/INLs for the MSB K bit and the nominal N bits are/, and / separately.

    Can we have the following conclusions



    Or there exists other statistical relationships

    Thank You!

    •   AltAdvertisement

        
       

  2. #2
    Super Moderator
    Points: 52,113, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,110
    Helped
    2682 / 2682
    Points
    52,113
    Level
    55

    Re: On DNL/INL with reduced bits

    No, I don't think this will work, sorry: a reasonably good ADC shouldn't have DNL-, even INL-values greater than a few single bits (at least for N≦12), generally I'd estimate less than 2N-7.. 2N-8 bits, see e.g. here for a 10bit converter:
    Click image for larger version. 

Name:	DNL-INL.png 
Views:	3 
Size:	155.8 KB 
ID:	110871.
    That means if you measure the DNL/INL values on the MSB K=8 for this N=10 bit converter, you'd get zero values as results.



    •   AltAdvertisement

        
       

  3. #3
    Junior Member level 2
    Points: 1,210, Level: 7

    Join Date
    Dec 2012
    Posts
    23
    Helped
    0 / 0
    Points
    1,210
    Level
    7

    Re: On DNL/INL with reduced bits

    Yeah, I understand what you mean in your case.
    Let's now think about a bad case, where an 10-bit ADC has 16-LSB maximum DNL and 32-LSB maximun INL. What if we only use the MSB 9-bit to calculate DNL & INL, can we obtain 8-LSB maximun DNL and 16-LSB maximum INL for MSB-9 bit data.



    •   AltAdvertisement

        
       

  4. #4
    Super Moderator
    Points: 52,113, Level: 55
    Achievements:
    7 years registered
    erikl's Avatar
    Join Date
    Sep 2008
    Location
    Germany
    Posts
    8,110
    Helped
    2682 / 2682
    Points
    52,113
    Level
    55

    Re: On DNL/INL with reduced bits

    Quote Originally Posted by abonic View Post
    ... a bad case, where an 10-bit ADC has 16-LSB maximum DNL and 32-LSB maximun INL.
    The other way round, usually: INL > DNL.
    Anyway, such a bad ADC I'd through far, far away!

    Quote Originally Posted by abonic View Post
    What if we only use the MSB 9-bit to calculate DNL & INL, can we obtain 8-LSB maximun DNL and 16-LSB maximum INL for MSB-9 bit data.
    Sure, in such case - with N-K=1 (max. =2) - your above equations would work correctly.



  5. #5
    Junior Member level 2
    Points: 1,210, Level: 7

    Join Date
    Dec 2012
    Posts
    23
    Helped
    0 / 0
    Points
    1,210
    Level
    7

    Re: On DNL/INL with reduced bits

    It only a theoretical discussion, not a real case.



--[[ ]]--