Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There is still allot of functionality that i need to add to my code like the ECC etc. But initially I want to be able to read, write a page and to get a structured addressing system going then if I know its working ill build the rest from there. I should be finished later today or tomorrow with the basic structure of read id, read page, write page, erase, and status read, and to add sufficient comments to my code then i will post it.
hi i m shruti reddy ....i m searching since long time for vhdl code for interfacing flash memory with fpga ..if u aware of this code ...can u send me please ....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
