Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

A DNL Testing Problem, why could it happen

Status
Not open for further replies.

abonic

Junior Member level 2
Joined
Dec 5, 2012
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,431
Hi gays,
I'm now testig the DNL of AD976A (a 100KSps SAR ADC) using the standard sinusoidal code density method. It turns out that too much counts appear near the zero-crossing point(4096th bin) in the bathtub curve, see the fig. This would result in a large DNL error in the specific bin, and is thus undesired.
111.png
can anybody help to explain it
 

The DNL would still meet the datasheet specification but is unlikely to be real. I rather expect a fault in your code.
 
  • Like
Reactions: abonic

    abonic

    Points: 2
    Helpful Answer Positive Rating
The DNL would still meet the datasheet specification but is unlikely to be real. I rather expect a fault in your code.
Dear FvM,
I'v Checked the code, and there is nothing wrong with it. Actually, it is a universial code that is applied in many of our applications.
Could there be any else reason responsible for the error?
 

The major carry (01111....1 -> 10000...0) is always the
worst case for DNL when you have a weighted binary DAC
as part of the setup. This could well be real. It could also
be that there are some board level issues arising from the
logic code differences in ground current, if there is any.
There might also be some settling time component to this
if you are trying to run the ADC real fast, that point is where
everything in the circuit is being kicked. Might have a look
at the supply pin-pin, looping on 4095/4096 code.
 
  • Like
Reactions: abonic

    abonic

    Points: 2
    Helpful Answer Positive Rating
Dear dick & dominik, your suggestions are well inspiring. It is the board issues that deserve an overhaul. I'll do it later and post the results. Thank you.
 

Dear dick & dominik, the method provided by dick is pretty practical. In addtion, the packaged data from the raw ADC output was contaminated by an unexpected logic error during the packaging process.
The problem has been well settled. Thank you both of you guys
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top