Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Loop exceeded maximum iteration limit. (ELAB-900) and increase the limit

Status
Not open for further replies.

Ebrahim Songhori

Newbie level 3
Joined
Jun 14, 2014
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
33
Hi,

I got the Loop exceeded maximum iteration limit. (ELAB-900) error in synopsys design vision. I am aware that it is not a proper usage of for in verilog. I am trying to generate a large combinational logic, that's way I need to use for loop in always@(*) statement.

I was wondering if there is a way to increase the maximum iteration limit in design vision. Right now, it is 1024 iterations per core.

Thanks,
Ebrahim

ps. I can use nested for loop to avoid this error. Apparently this approach increases the complexity of circuit, so I'd like to increase the iteration limit instead.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top