Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

verification environment in vhdl

Status
Not open for further replies.
K

kranthi_vlsi

Newbie level 5
Joined
Oct 18, 2013
Messages
9
Helped
2
Reputation
4
Reaction score
2
Trophy points
3
Activity points
53
can we write environment kind of verification in vhdl(which is like in sys Verilog) . like all the tasks and its definition and declarations in one file and calling of these tasks in main testbench file
 

I dont know if i got this right, but you can write functions and procedures in a package and include that package in testbench file.
 
What things are you trying to do? In VHDL, you can put procedures, functions, signals and plenty of other stuff in a package. You can even declare protected types (with vhdl 200X) that are similar to objects (ie. they have member functions, procedures, variables etc).

So what are you trying to do? AFAIK, there isnt really much you cant do with VHDL that you can do in SV.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top