Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

set_output_delay with negative value for min

Status
Not open for further replies.
S

skyworld_cy

Junior Member level 3
Joined
Jun 29, 2011
Messages
31
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,288
Activity points
1,513
Hi,
I always confused by those negative values set for set_output_delay. I have scanned those related threads in this website, but still confused. Can anybody give me a reasonable explanation, such as from a real case, not a mathematical explanation? How to understand this negative value in real world? thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top